搜索资源列表
UART_VHDL_Verilog_Lattice
- 本压缩包中含有串口程序的VHDL,Verilog,Lattice三种版本的代码,均已实现。在压缩包中,含有非常详细的串口的实现规格。各种版本的代码中,含有完成的源文件,测试文件,模拟文件。-This compressed package contains serial process VHDL, Verilog, Lattice three versions of the code, have been achieved. In the compressed package, contains
UART_VHDL
- 异步串口通信VHDL源代码,通过了验证,最高通信速率可达384-Asynchronous serial communication VHDL source code, through the validation, the maximum communication rate of up to 384
serial
- 基于VHDL的串口通信 基于VHDL的串口通信-VHDL-based serial communication based on VHDL Serial Communication
sdram_hr_hw
- 在FPGA硬件上实现计算机通过串口发数据给FPGA,数据保存到SDRAM中,然后又返回给计算机串口。-In FPGA hardware realize computer data through the serial port issued to FPGA, the data saved to SDRAM, and then again back to the computer serial port.
UART_SUCCESS
- 实现FPGA和上位机的串口通信,里面由波特率发生器,移位寄存器,计数器,detecter,switch,switch_bus等功能块综合而成。-FPGA implementation and the host computer' s serial communication, which by the baud rate generator, shift register, counters, detecter, switch, switch_bus such as function bl
UART.ZIP
- 一个完整的用cpld实现串口功能的代码。经过验证,不经过任何修改便可使用。-serial port realized by vhdl.It has been tested and can be used with any change.
VerilogHDL_code
- 几个常用的接口实验的程序代码,用Verilog HDL语言编写的,包括七段数码管、拨码开关、蜂鸣器、矩阵键盘、串口、I2C、跑马灯等。-Some commonly used experimental procedures for the interface code, using Verilog HDL language, including Seven-Segment LED, DIP switch, buzzer, matrix keyboard, serial, I2C, marquees
Flash_ROM_lab
- 用SmartGen生成一个256*8的大小同步FIFO,并通过串口发送数据初始化FIFO。然后,再通过串口返回到上位机的串口调试程序显示,确认数据是否正确。-SmartGen generated with a size of 256* 8 Synchronous FIFO, and sending data through the serial port to initialize FIFO. And then back through the serial port to the PC ser
uart_zhiwen
- RS232的UART编程,包括波特率发生器模块,串口接受模块,串口发送模块-RS232 programming the UART, including the baud rate generator module, serial module to receive, send serial module
uartverilog
- 实现cpld和pc机之间的串口通信,PC机传送到CPLD的信息,CPLD传回到PC机-Via verilog language ,cpld can communcate with pc.
Quartusrs232
- 串口通讯,与硬件联通调试过,收发程序是分开的。-Serial Communication
chuankoutongxin
- 串口通信的概念非常简单,串口按位(bit)发送和接收字节。尽管比按字节(byte)的并行通信慢,但是串口可以在使用一根线发送数据的同时用另一根线接收数据。它很简单并且能够实现远距离通信。比如IEEE488定义并行通行状态时,规定设备线总常不得超过20米,并且任意两个设备间的长度不得超过2米;而对于串口而言,长度可达1200米。典型地,串口用于ASCII码字符的传输。通信使用3根线完成:(1)地线,(2)发送,(3)接收。由于串口通信是异步的,端口能够在一根线上发送数据同时在另一根线上接收数据。其
hdl
- 图像数据的采集和处理,并通过串口发送到PC界面进行整理。-Image data acquisition and processing, and sent to the PC through the serial interface to collate.
async_transmitter
- 该程序为RS232串口通信的VERILOG程序,在FPGA上已通过验证,在测试范围内误码率为0-The program for the RS232 serial port communications VERILOG procedures, the FPGA has been validated in the test range of bit error rate is 0
my_uart_top
- 实现的功能如题,就是FPGA里实现从PC接收数据,然后把接收到的数据发回去。使用的是串口UART协议进行收发数据。上位机用的是老得掉牙的串口调试助手-To achieve the functions such as title, that is, to achieve FPGA receives data from the PC, and then receive data back fat. Using a UART serial port protocol to send and recei
UART2_vhdl
- 这是VHDL语言的uart串口驱动 感觉很难写的 但是这个可以移植的 比较好-This is the VHDL language serial uart driver feel it is very difficult but this can be written by transplantation is better huh
UART
- 包含一个在QUARYUS环境下运行的UART的工程,实际在EP2C20Q240上调试成功的通用串口VHDL程序-The QUARYUS environment contains a UART to run the project, the actual success of the EP2C20Q240 Universal Serial debugging VHDL programs
UART_rec
- fpga 串口通信 本程序在fpga开发板上实验成功-fpga serial communication program in fpga development board in this experiment was a success
senduard_50m
- 串口发送: 使用串口发送程序接收二进制码(9600波特率) ,用拨码开关控制发送二进制的高四位,按板上的第二个按钮,LED灯会相应的亮起,PC 会收到相应的数据-Serial port to send: Use the serial port to send a program to receive a binary code (9600 baud), with DIP switch control to send binary high-4, according to board the
uart_0910
- uart串口传输的verilog RTL级源码,已通过仿真验证。文件主要包含发送、接受位处理,发送、接受字节帧处理,对学习串口通信的朋友很有帮助-uart serial transmission verilog RTL-level source code has been verified by simulation. File mainly contains the send, receive digital processing, sending, receiving bytes of fr